



16GB 6000MHz CAS36 DDR5 Performance Memory

**C M H 5 X 1 6 G 1 E 6 0 Z 3 6 A 2**  
**D D R 5 U D I M M O E M**

## Key Features

- DDR5, Vengeance RGB, 6000MHz, CAS 36, 16GB, single rank.
- 288-pin, dual in-line memory module. (DIMM).
- Utilizes high performance DRAM ICs thoroughly tested for maximum interoperability and reliability.
- Base SPD setting of 4800MHz 40-40-40-77 (t<sub>CL</sub>-t<sub>RCD</sub>-t<sub>RP</sub>-t<sub>RAS</sub>), 1.1V and EXPO & XMP settings of 6000MHz 36-44-44-96 (t<sub>CL</sub>-t<sub>RCD</sub>-t<sub>RP</sub>-t<sub>RAS</sub>), 1.4V.
- PMIC Type: Standard PMIC.
- 100% tested at 6000MHz in a 1 DIMM per channel configuration.
- Designed for use in qualified DDR5 laptop.
- Guaranteed operation 2-up. Two years warranty.
- RoHS Compliant.

## Revision History

| Revision | Date     | Description     |
|----------|----------|-----------------|
| 1.0      | Jan 2023 | Initial Release |

## Ordering Information

|                       |                                                   |
|-----------------------|---------------------------------------------------|
| Part Number           | CMH5X16G1E60Z36A2                                 |
| UPC                   | 840006679899                                      |
| Description           | 16GB, DDR5, UDIMM, single rank, RoHS compliant    |
| Shipping Dimension    | 331 x 215 x 46mm                                  |
| Shipping Weight       | 1.23 Kg (25x modules in 1 FG box)                 |
| Master Pack Quantity  | 16x FG Box in 1 Master Shipper, total 400 modules |
| Master Pack Dimension | 690 x 366 x 295mm                                 |
| Master Pack Weight    | 21 Kg                                             |

## Notes:



## **16GB 6000MHz CAS36 DDR5 Performance Memory**

1. Ordering the standard production part number allows Corsair to fulfill the order with any DRAM that has passed Corsair's rigorous internal qualification requirements for this product. If you have additional version control requirements, please contact your Corsair Sales Representative.

### **General Description**

The CMH5X16G1B60Z36A2 is an 16GB DDR5 SDRAM DIMM modules. The CMH5X16G1B60C36A2-CN is bulk packaged in a 25-unit.

The CMH5X16G1B60Z36A2 is verified to operate in up to 1 DIMM per channel configuration (i.e., 4-up in four channel platforms, 2-up in two channel platforms) at 6000MHz with latencies of 36-44-44-96 ( $t_{CAS} - t_{RCD} - t_{RP} - t_{RAS}$ ) at 1.4V through the SPD (Serial Presence Detect) settings contained on the module.

### **Best of Corsair's engineering**

Corsair performs rigorous testing and screening on all components to select only the best for Corsair modules. The tests check for high frequency and/or low latency capabilities for each IC. Then, they are thoroughly tested for maximum interoperability and reliability as a united group to meet the stringent design criteria demanded by performance computing and gaming users.



## 16GB 6000MHz CAS36 DDR5 Performance Memory

### DDR5 UDIMM Connector Pin Assignments

| Pin# | Front Side | Pin# | Back Side |
|------|------------|------|-----------|
| 1    | VIN_BULK   | 145  | VIN_BULK  |
| 2    | RFU        | 146  | VIN_BULK  |
| 3    | RFU        | 147  | PWR_GOOD  |
| 4    | HSCL       | 148  | HSA       |
| 5    | HSDA       | 149  | RFU       |
| 6    | VSS        | 150  | VSS       |
| 7    | RFU        | 151  | PWR_EN    |
| 8    | VSS        | 152  | RFU       |
| 9    | DQ0_A      | 153  | VSS       |
| 10   | VSS        | 154  | DQ2_A     |
| 11   | DQ1_A      | 155  | VSS       |
| 12   | VSS        | 156  | DQ3_A     |
| 13   | DQS0_A_c   | 157  | VSS       |
| 14   | DQS0_A_t   | 158  | DM0_A_n   |
| 15   | VSS        | 159  | VSS       |
| 16   | DQ4_A      | 160  | DQ6_A     |
| 17   | VSS        | 161  | VSS       |
| 18   | DQ5_A      | 162  | DQ7_A     |
| 19   | VSS        | 163  | VSS       |
| 20   | DQ8_A      | 164  | DQ10_A    |
| 21   | VSS        | 165  | VSS       |
| 22   | DQ9_A      | 166  | DQ11_A    |
| 23   | VSS        | 167  | VSS       |
| 24   | DM1_A_n    | 168  | DQS1_A_c  |
| 25   | VSS        | 169  | DQS1_A_t  |
| 26   | DQ12_A     | 170  | VSS       |
| 27   | VSS        | 171  | DQ14_A    |
| 28   | DQ13_A     | 172  | VSS       |
| 29   | VSS        | 173  | DQ15_A    |
| 30   | DQ16_A     | 174  | VSS       |
| 31   | VSS        | 175  | DQ18_A    |
| 32   | DQ17_A     | 176  | VSS       |
| 33   | VSS        | 177  | DQ19_A    |
| 34   | DQS2_A_c   | 178  | VSS       |
| 35   | DQS2_A_t   | 179  | DM2_A_n   |
| 36   | VSS        | 180  | VSS       |

| Pin# | Front Side | Pin# | Back Side |
|------|------------|------|-----------|
| 75   | RFU        | 219  | RFU       |
| KEY  |            |      |           |
| 76   | RFU        | 220  | RFU       |
| 77   | VSS        | 221  | VSS       |
| 78   | CK0_B_t    | 222  | CK1_B_t   |
| 79   | CK0_B_c    | 223  | CK1_B_c   |
| 80   | VSS        | 224  | VSS       |
| 81   | RFU        | 225  | RFU       |
| 82   | CA12_B     | 226  | RFU       |
| 83   | VSS        | 227  | VSS       |
| 84   | CA10_B     | 228  | CA11_B    |
| 85   | CA8_B      | 229  | CA9_B     |
| 86   | VSS        | 230  | VSS       |
| 87   | CA6_B      | 231  | CA7_B     |
| 88   | CA4_B      | 232  | CA5_B     |
| 89   | VSS        | 233  | VSS       |
| 90   | CA2_B      | 234  | CA3_B     |
| 91   | CA0_B      | 235  | CA1_B     |
| 92   | VSS        | 236  | VSS       |
| 93   | CS0_B_n    | 237  | CS1_B_n   |
| 94   | VSS        | 238  | VSS       |
| 95   | RESET_n    | 239  | DQS4_B_c  |
| 96   | VSS        | 240  | DQS4_B_t  |
| 97   | CB0_B      | 241  | VSS       |
| 98   | VSS        | 242  | CB2_B     |
| 99   | CB1_B      | 243  | VSS       |
| 100  | VSS        | 244  | CB3_B     |
| 101  | DQ0_B      | 245  | VSS       |
| 102  | VSS        | 246  | DQ2_B     |
| 103  | DQ1_B      | 247  | VSS       |
| 104  | VSS        | 248  | DQ3_B     |
| 105  | DQS0_B_c   | 249  | VSS       |
| 106  | DQS0_B_t   | 250  | DM0_B_n   |
| 107  | VSS        | 251  | VSS       |
| 108  | DQ4_B      | 252  | DQ6_B     |
| 109  | VSS        | 253  | VSS       |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|    |          |     |          |
|----|----------|-----|----------|
| 37 | DQ20_A   | 181 | DQ22_A   |
| 38 | VSS      | 182 | VSS      |
| 39 | DQ21_A   | 183 | DQ23_A   |
| 40 | VSS      | 184 | VSS      |
| 41 | DQ24_A   | 185 | DQ26_A   |
| 42 | VSS      | 186 | VSS      |
| 43 | DQ25_A   | 187 | DQ27_A   |
| 44 | VSS      | 188 | VSS      |
| 45 | DM3_A_n  | 189 | DQS3_A_c |
| 46 | VSS      | 190 | DQS3_A_t |
| 47 | DQ28_A   | 191 | VSS      |
| 48 | VSS      | 192 | DQ30_A   |
| 49 | DQ29_A   | 193 | VSS      |
| 50 | VSS      | 194 | DQ31_A   |
| 51 | CB0_A    | 195 | VSS      |
| 52 | VSS      | 196 | CB2_A    |
| 53 | CB1_A    | 197 | VSS      |
| 54 | VSS      | 198 | CB3_A    |
| 55 | DQS4_A_c | 199 | VSS      |
| 56 | DQS4_A_t | 200 | ALERT_n  |
| 57 | VSS      | 201 | VSS      |
| 58 | CS0_A_n  | 202 | CS1_A_n  |
| 59 | VSS      | 203 | VSS      |
| 60 | CA0_A    | 204 | CA1_A    |
| 61 | CA2_A    | 205 | CA3_A    |
| 62 | VSS      | 206 | VSS      |
| 63 | CA4_A    | 207 | CA5_A    |
| 64 | CA6_A    | 208 | CA7_A    |
| 65 | VSS      | 209 | VSS      |
| 66 | CA8_A    | 210 | CA9_A    |
| 67 | CA10_A   | 211 | CA11_A   |
| 68 | VSS      | 212 | VSS      |
| 69 | CA12_A   | 213 | RFU      |
| 70 | RFU      | 214 | RFU      |
| 71 | VSS      | 215 | VSS      |
| 72 | CK0_A_t  | 216 | CK1_A_t  |
| 73 | CK0_A_c  | 217 | CK1_A_c  |
| 74 | VSS      | 218 | VSS      |

|     |          |     |          |
|-----|----------|-----|----------|
| 110 | DQ5_B    | 254 | DQ7_B    |
| 111 | VSS      | 255 | VSS      |
| 112 | DQ8_B    | 256 | DQ10_B   |
| 113 | VSS      | 257 | VSS      |
| 114 | DQ9_B    | 258 | DQ11_B   |
| 115 | VSS      | 259 | VSS      |
| 116 | DM1_B_n  | 260 | DQS1_B_c |
| 117 | VSS      | 261 | DQS1_B_t |
| 118 | DQ12_B   | 262 | VSS      |
| 119 | VSS      | 263 | DQ14_B   |
| 120 | DQ13_B   | 264 | VSS      |
| 121 | VSS      | 265 | DQ15_B   |
| 122 | DQ16_B   | 266 | VSS      |
| 123 | VSS      | 267 | DQ18_B   |
| 124 | DQ17_B   | 268 | VSS      |
| 125 | VSS      | 269 | DQ19_B   |
| 126 | DQS2_B_c | 270 | VSS      |
| 127 | DQS2_B_t | 271 | DM2_B_n  |
| 128 | VSS      | 272 | VSS      |
| 129 | DQ20_B   | 273 | DQ22_B   |
| 130 | VSS      | 274 | VSS      |
| 131 | DQ21_B   | 275 | DQ23_B   |
| 132 | VSS      | 276 | VSS      |
| 133 | DQ24_B   | 277 | DQ26_B   |
| 134 | VSS      | 278 | VSS      |
| 135 | DQ25_B   | 279 | DQ27_B   |
| 136 | VSS      | 280 | VSS      |
| 137 | DM3_B_n  | 281 | DQS3_B_c |
| 138 | VSS      | 282 | DQS3_B_t |
| 139 | DQ28_B   | 283 | VSS      |
| 140 | VSS      | 284 | DQ30_B   |
| 141 | DQ29_B   | 285 | VSS      |
| 142 | VSS      | 286 | DQ31_B   |
| 143 | RFU      | 287 | VSS      |
| 144 | RFU      | 288 | RFU      |

## Connector Pinout and Signal Description

### Pin Definition

| Pin Name                                                                                                                                                                                                                 | Description                                                | Pin Name | Description                                            |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|----------|--------------------------------------------------------|
| CA0_A – CA12_A,<br>CA0_B – CA12_B                                                                                                                                                                                        | SDRAM Command/Address bus                                  | HSCL     | SidebandBus clock                                      |
| CS0_A_n – CS1_A_n,<br>CS0_B_n – CS1_B_n                                                                                                                                                                                  | SDRAM Chip Select                                          | HSDA     | SidebandBus data                                       |
| DQ0_A – DQ31_A,<br>DQ0_B – DQ31_B                                                                                                                                                                                        | DIMM memory data bus                                       | HSA      | SidebandBus address                                    |
| CB0_A – CB3_A,<br>CB0_B – CB3_B                                                                                                                                                                                          | DIMM ECC check bits                                        | ALERT_n  | SDRAM ALERT_n                                          |
| DQS0_A_t – DQS4_A_t,<br>DQS0_B_t – DQS4_B_t                                                                                                                                                                              | SDRAM data strobes<br>(positive line of differential pair) | RESET_n  | Set DRAMs to a Known State                             |
| DQS0_A_c – DQS4_A_c,<br>DQS0_B_c – DQS4_B_c                                                                                                                                                                              | SDRAM data strobes<br>(negative line of differential pair) | VIN_BULK | 5 V power input supply to the PMIC for analog circuits |
| DM0_A_n – DM3_A_n,<br>DM0_B_n – DM3_B_n                                                                                                                                                                                  | SDRAM data masks                                           | VSS      | Power supply return (ground)                           |
| CK0_A_t, CK1_A_t,<br>CK0_B_t, CK1_B_t                                                                                                                                                                                    | SDRAM clocks (positive line of differential pair)          | PWR_GOOD | Power good indicator                                   |
| CK0_A_c, CK1_A_c,<br>CK0_B_c, CK1_B_c                                                                                                                                                                                    | SDRAM clocks (negative line of differential pair)          | PWR_EN   | PMIC Enable                                            |
|                                                                                                                                                                                                                          |                                                            | RFU      | Reserved for future use                                |
| <p>Note:</p> <p>DDR5 UDIMM has 2 channels (channel-A and channel-B) of signal bus.</p> <p>The signals with suffix: _A (e.g. DQ0_A) are for channel-A, and the signals with suffix: _B (e.g. DQ0_B) are for channel-B</p> |                                                            |          |                                                        |

**Input/Output Functional Description**

| Symbol                                                                                   | Type             | I/O Level | Function                                                                                                                                                                                                                                                                                              |
|------------------------------------------------------------------------------------------|------------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CK0_A_t, CK0_A_c<br>CK1_A_t, CK1_A_c,<br>CK0_B_t, CK0_B_c<br>CK1_B_t, CK1_B_c            | Input            | VDD       | Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.                                                                                                                         |
| CA0_A - CA12_A,<br>CA0_B - CA12_B                                                        | Input            | VDD       | Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi cycle, the pins may not be interchanged between devices on the same bus.                                                                          |
| CS0_A_n - CS1_A_n<br>CS0_B_n - CS1_B_n                                                   | Input            | VDD       | Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS_n is also used to enter and exit the parts from power down modes.                                        |
| DQ0_A - DQ31_A<br>DQ0_B - DQ31_B                                                         | Input/<br>Output | VDDQ      | Data Input/Output: Bi-directional data bus.<br>If CRC is enabled via Mode Register, then CRC code is added at the end of Data Burst.                                                                                                                                                                  |
| CB0_A - CB3_A<br>CB0_B - CB3_B                                                           | Input/<br>Output | VDDQ      | DIMM ECC check bits                                                                                                                                                                                                                                                                                   |
| DQS0_A_t - DQS4_A_t<br>DQS0_A_c - DQS4_A_c<br>DQS0_B_t - DQS4_B_t<br>DQS0_B_c - DQS4_B_c | Input/<br>Output | VDDQ      | Data Strobe: output with read data, input with write data.<br>Edge-aligned with read data, centered in write data.<br>DDR5 SDRAM supports differential data strobe only and does not support single-ended.                                                                                            |
| DM0_A_n - DM3_A_n<br>DM0_B_n - DM3_B_n                                                   | Input            | VDDQ      | Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5]=1.                               |
| ALERT_n                                                                                  | Input/<br>Output | VDD       | Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. During Connectivity Test mode, this pin works as input.<br>Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to VDDQ on board. |
| RESET_n                                                                                  | Input            | VDDQ      | Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDDQ,                                                               |

**16GB 6000MHz CAS36 DDR5 Performance Memory**

| Symbol   | Type             | I/O Level     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|----------|------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HSCL     | Input            | 1.0V          | Host SidebandBus bus clock, supplied by the controller.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| HSDA     | Input/<br>Output | 1.0V          | Host SidebandBus data, connected from the controller to Hubs or Host bus Target devices.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| HSA      | Input            | 2.1V<br>(max) | Host SidebandBus bus device ID address pin; input to a Hub or other client device to distinguish between identical devices in the I3C-Basic address range.                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| RFU      |                  |               | Reserved for Future Use. No on DIMM electrical connection is present.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| PWR_GOOD | Input/<br>Output | Open<br>Drain | <p>Power good indicator. Open Drain output.</p> <p>The PMIC floats this pin high when VIN_Bulk input supply as well as all enabled output buck regulators and all LDO regulator tolerance threshold is maintained as configured in appropriate register.</p> <p>The PMIC drives this pin low when VIN_Bulk input goes below the threshold or when any of the enabled switch output regulators exceed the threshold configured in the appropriate register or any LDO output regulator exceeds the threshold tolerance.</p> <p>Input: The PMIC disables its output regulators when this pin is low. The LDO outputs shall remain on.</p> |
| PWR_EN   | Input            | 3.3V          | <p>PMIC Enable. When this pin is high, the PMIC turns on the regulator.</p> <p>When this pin is low, the PMIC turns off the regulator.</p> <p>This signal is connected to PMIC's VR_EN pin.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| VIN_BULK | Supply           | 5V            | 5 V power input supply to the PMIC for analog circuits.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| VSS      | Supply           |               | Ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

CMH5X16G1B60C36A2-CN

### SPD Data

Listed below is data contained in the SPD EEPROM of the CMH5X16G1B60C36A2-CN

| SPD<br>Byte | Description                                                                                 | Decimal<br>Equiv | Hex<br>Value |
|-------------|---------------------------------------------------------------------------------------------|------------------|--------------|
| 0           | Number of Bytes in SPD Device                                                               | 48               | 30           |
| 1           | SPD Revision                                                                                | 16               | 10           |
| 2           | Key Byte / Host Bus Command Protocol Type                                                   | 18               | 12           |
| 3           | Key Byte / Module Type                                                                      | 2                | 02           |
| 4           | First SDRAM Density and Package                                                             | 4                | 04           |
| 5           | First SDRAM Addressing                                                                      | 0                | 00           |
| 6           | First SDRAM I/O Width                                                                       | 32               | 20           |
| 7           | First SDRAM Bank Groups & Banks Per Bank Group                                              | 98               | 62           |
| 8           | Second SDRAM Density and Package                                                            | 4                | 04           |
| 9           | Second SDRAM Addressing                                                                     | 0                | 00           |
| 10          | Second SDRAM I/O Width                                                                      | 32               | 20           |
| 11          | Second SDRAM Bank Groups & Banks Per Bank Group                                             | 98               | 62           |
| 12          | SDRAM Optional Features                                                                     | 96               | 60           |
| 13          | Thermal and Refresh Options                                                                 | 0                | 00           |
| 14          | Reserved                                                                                    | 0                | 00           |
| 15          | Reserved                                                                                    | 0                | 00           |
| 16          | SDRAM Nominal Voltage, VDD                                                                  | 0                | 00           |
| 17          | SDRAM Nominal Voltage, VDDQ                                                                 | 0                | 00           |
| 18          | SDRAM Nominal Voltage, VPP                                                                  | 0                | 00           |
| 19          | Reserved                                                                                    | 0                | 00           |
| 20          | SDRAM Minimum Cycle Time (tCKAVGmin), Least Significant Byte                                | 160              | A0           |
| 21          | SDRAM Minimum Cycle Time (tCKAVGmin), Most Significant Byte                                 | 1                | 01           |
| 22          | SDRAM Maximum Cycle Time (tCKAVGmax), Least Significant Byte                                | 242              | F2           |
| 23          | SDRAM Maximum Cycle Time (tCKAVGmax), Most Significant Byte                                 | 3                | 03           |
| 24          | CAS Latencies Supported, First Byte                                                         | 114              | 72           |
| 25          | CAS Latencies Supported, Second Byte                                                        | 13               | 0D           |
| 26          | CAS Latencies Supported, Third Byte                                                         | 0                | 00           |
| 27          | CAS Latencies Supported, Fourth Byte                                                        | 0                | 00           |
| 28          | CAS Latencies Supported, Fifth Byte                                                         | 0                | 00           |
| 29          | Reserved                                                                                    | 0                | 00           |
| 30          | SDRAM Minimum CAS Latency Time (tAamin), Least Significant Byte                             | 26               | 1A           |
| 31          | SDRAM Minimum CAS Latency Time (tAamin), Most Significant Byte                              | 65               | 41           |
| 32          | SDRAM Minimum RAS to CAS Delay Time (tRCDmin), Least Significant Byte                       | 26               | 1A           |
| 33          | SDRAM Minimum RAS to CAS Delay Time (tRCDmin), Most Significant Byte                        | 65               | 41           |
| 34          | SDRAM Minimum Row Precharge Delay Time (tRPmin), Least Significant Byte                     | 26               | 1A           |
| 35          | SDRAM Minimum Row Precharge Delay Time (tRPmin), Most Significant Byte                      | 65               | 41           |
| 36          | SDRAM Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte              | 0                | 00           |
| 37          | SDRAM Minimum Active to Precharge Delay Time (tRASmin), Most Significant Byte               | 125              | 7D           |
| 38          | SDRAM Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte          | 26               | 1A           |
| 39          | SDRAM Minimum Active to Active/Refresh Delay Time (tRCmin), Most Significant Byte           | 190              | BE           |
| 40          | SDRAM Minimum Write Recovery Time (tWRmin), Least Significant Byte                          | 48               | 30           |
| 41          | SDRAM Minimum Write Recovery Time (tWRmin), Most Significant Byte                           | 117              | 75           |
| 42          | SDRAM Minimum Refresh Recovery Delay Time (tRFC1min, tRFC1_slr min), Least Significant Byte | 39               | 27           |
| 43          | SDRAM Minimum Refresh Recovery Delay Time (tRFC1min, tRFC1_slr min), Most Significant Byte  | 1                | 01           |
| 44          | SDRAM Minimum Refresh Recovery Delay Time (tRFC2min, tRFC2_slr min), Least Significant Byte | 160              | A0           |





## 16GB 6000MHz CAS36 DDR5 Performance Memory

|    |                                                                                                                               |     |    |
|----|-------------------------------------------------------------------------------------------------------------------------------|-----|----|
| 45 | SDRAM Minimum Refresh Recovery Delay Time (tRFC2min, tRFC2_slr min), Most Significant Byte                                    | 0   | 00 |
| 46 | SDRAM Minimum Refresh Recovery Delay Time (tRFCsbmin, tRFCsb_slr min), Least Significant Byte                                 | 130 | 82 |
| 47 | SDRAM Minimum Refresh Recovery Delay Time (tRFCsb_dlr min), Most Significant Byte                                             | 0   | 00 |
| 48 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFC1_dlr min), Least Significant Byte                  | 0   | 00 |
| 49 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFC1_dlr min), Most Significant Byte                   | 0   | 00 |
| 50 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFC2_dlr min), Least Significant Byte                  | 0   | 00 |
| 51 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFC2_dlr min), Most Significant Byte                   | 0   | 00 |
| 52 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFCsb_dlr min), Least Significant Byte                 | 0   | 00 |
| 53 | SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank(tRFCsb_dlr min), Most Significant Byte                  | 0   | 00 |
| 54 | SDRAM Refresh Management, First Byte, First SDRAM                                                                             | 0   | 00 |
| 55 | SDRAM Refresh Management, Second Byte, First SDRAM                                                                            | 0   | 00 |
| 56 | SDRAM Refresh Management, First Byte, Second SDRAM                                                                            | 0   | 00 |
| 57 | SDRAM Refresh Management, Second Byte, Second SDRAM                                                                           | 0   | 00 |
| 58 | SDRAM Adaptive Refresh Management Level A, First Byte, First SDRAM                                                            | 0   | 00 |
| 59 | SDRAM Adaptive Refresh Management Level A, Second Byte, First SDRAM                                                           | 0   | 00 |
| 60 | SDRAM Adaptive Refresh Management Level A, First Byte, Second SDRAM                                                           | 0   | 00 |
| 61 | SDRAM Adaptive Refresh Management Level A, Second Byte, Second SDRAM                                                          | 0   | 00 |
| 62 | SDRAM Adaptive Refresh Management Level B, First Byte, First SDRAM                                                            | 0   | 00 |
| 63 | SDRAM Adaptive Refresh Management Level B, Second Byte, First SDRAM                                                           | 0   | 00 |
| 64 | SDRAM Adaptive Refresh Management Level B, First Byte, Second SDRAM                                                           | 0   | 00 |
| 65 | SDRAM Adaptive Refresh Management Level B, Second Byte, Second SDRAM                                                          | 0   | 00 |
| 66 | SDRAM Adaptive Refresh Management Level C, First Byte, First SDRAM                                                            | 0   | 00 |
| 67 | SDRAM Adaptive Refresh Management Level C, Second Byte, First SDRAM                                                           | 0   | 00 |
| 68 | SDRAM Adaptive Refresh Management Level C, First Byte, Second SDRAM                                                           | 0   | 00 |
| 69 | SDRAM Adaptive Refresh Management Level C, Second Byte, Second SDRAM                                                          | 0   | 00 |
| 70 | SDRAM Minimum Active to Active Command Delay Time, Same Bank Group(tRRD_Lmin), Least Significant Byte                         | 136 | 88 |
| 71 | SDRAM Minimum Active to Active Command Delay Time, Same Bank Group(tRRD_Lmin), Most Significant Byte                          | 19  | 13 |
| 72 | SDRAM Minimum Active to Active Command Delay Time, Same Bank Group(tRRD_Lmin), Lower Clock Limit                              | 8   | 08 |
| 73 | SDRAM Minimum Read to Read Command Delay Time, Same Bank Group(tCCD_Lmin), Least Significant Byte                             | 136 | 88 |
| 74 | SDRAM Minimum Read to Read Command Delay Time, Same Bank Group(tCCD_Lmin), Most Significant Byte                              | 19  | 13 |
| 75 | SDRAM Minimum Read to Read Command Delay Time, Same Bank Group(tCCD_Lmin), Lower Clock Limit                                  | 8   | 08 |
| 76 | SDRAM Minimum Write to Write Command Delay Time, Same Bank Group(tCCD_L_WRmin), Least Significant Byte                        | 32  | 20 |
| 77 | SDRAM Minimum Write to Write Command Delay Time, Same Bank Group(tCCD_L_WRmin), Most Significant Byte                         | 78  | 4E |
| 78 | SDRAM Minimum Write to Write Command Delay Time, Same Bank Group(tCCD_L_WRmin), Lower Clock Limit                             | 32  | 20 |
| 79 | SDRAM Minimum Write to Write Command Delay Time, Second Write not RMW, Same Bank Group(tCCD_L_WR2min), Least Significant Byte | 16  | 10 |
| 80 | SDRAM Minimum Write to Write Command Delay Time, Second Write not RMW, Same Bank Group(tCCD_L_WR2min), Most Significant Byte  | 39  | 27 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                                                                                                                          |     |    |
|-----|--------------------------------------------------------------------------------------------------------------------------|-----|----|
| 81  | SDRAM Minimum Write to Write Command Delay Time, Second Write not RMW, Same Bank Group(tCCD_L_WR2min), Lower Clock Limit | 16  | 10 |
| 82  | SDRAM Minimum Four Activate Window (tFAWmin), Least Significant Byte                                                     | 21  | 15 |
| 83  | SDRAM Minimum Four Activate Window (tFAWmin), Most Significant Byte                                                      | 52  | 34 |
| 84  | SDRAM Minimum Four Activate Window (tFAWmin), Lower Clock Limit                                                          | 32  | 20 |
| 85  | SDRAM Minimum Write to Read Command Delay Time, Same Bank Group,(tCCD_L_WTRmin), Least Significant Byte                  | 16  | 10 |
| 86  | SDRAM Minimum Write to Read Command Delay Time, Same Bank Group,(tCCD_L_WTRmin), Most Significant Byte                   | 39  | 27 |
| 87  | SDRAM Minimum Write to Read Command Delay Time, Same Bank Group,(tCCD_L_WTRmin), Lower Clock Limit                       | 16  | 10 |
| 88  | SDRAM Minimum Write to Read Command Delay Time, Different BankGroup, (tCCD_S_WTRmin), Least Significant Byte             | 196 | C4 |
| 89  | SDRAM Minimum Write to Read Command Delay Time, Different BankGroup, (tCCD_S_WTRmin), Most Significant Byte              | 9   | 09 |
| 90  | SDRAM Minimum Write to Read Command Delay Time, Different BankGroup, (tCCD_S_WTRmin), Lower Clock Limit                  | 4   | 04 |
| 91  | SDRAM Minimum Read to Precharge Command Delay Time,(tRTPmin), Least Significant Byte                                     | 76  | 4C |
| 92  | SDRAM Minimum Read to Precharge Command Delay Time,(tRTPmin), Most Significant Byte                                      | 29  | 1D |
| 93  | SDRAM Minimum Read to Precharge Command Delay Time,(tRTPmin), Lower Clock Limit                                          | 12  | 0C |
| 94  | Reserved                                                                                                                 | 0   | 00 |
| 95  | Reserved                                                                                                                 | 0   | 00 |
| 96  | Reserved                                                                                                                 | 0   | 00 |
| 97  | Reserved                                                                                                                 | 0   | 00 |
| 98  | Reserved                                                                                                                 | 0   | 00 |
| 99  | Reserved                                                                                                                 | 0   | 00 |
| 100 | Reserved                                                                                                                 | 0   | 00 |
| 101 | Reserved                                                                                                                 | 0   | 00 |
| 102 | Reserved                                                                                                                 | 0   | 00 |
| 103 | Reserved                                                                                                                 | 0   | 00 |
| 104 | Reserved                                                                                                                 | 0   | 00 |
| 105 | Reserved                                                                                                                 | 0   | 00 |
| 106 | Reserved                                                                                                                 | 0   | 00 |
| 107 | Reserved                                                                                                                 | 0   | 00 |
| 108 | Reserved                                                                                                                 | 0   | 00 |
| 109 | Reserved                                                                                                                 | 0   | 00 |
| 110 | Reserved                                                                                                                 | 0   | 00 |
| 111 | Reserved                                                                                                                 | 0   | 00 |
| 112 | Reserved                                                                                                                 | 0   | 00 |
| 113 | Reserved                                                                                                                 | 0   | 00 |
| 114 | Reserved                                                                                                                 | 0   | 00 |
| 115 | Reserved                                                                                                                 | 0   | 00 |
| 116 | Reserved                                                                                                                 | 0   | 00 |
| 117 | Reserved                                                                                                                 | 0   | 00 |
| 118 | Reserved                                                                                                                 | 0   | 00 |
| 119 | Reserved                                                                                                                 | 0   | 00 |
| 120 | Reserved                                                                                                                 | 0   | 00 |
| 121 | Reserved                                                                                                                 | 0   | 00 |
| 122 | Reserved                                                                                                                 | 0   | 00 |
| 123 | Reserved                                                                                                                 | 0   | 00 |
| 124 | Reserved                                                                                                                 | 0   | 00 |
| 125 | Reserved                                                                                                                 | 0   | 00 |
| 126 | Reserved                                                                                                                 | 0   | 00 |
| 127 | Reserved                                                                                                                 | 0   | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 128 | Reserved | 0 | 00 |
| 129 | Reserved | 0 | 00 |
| 130 | Reserved | 0 | 00 |
| 131 | Reserved | 0 | 00 |
| 132 | Reserved | 0 | 00 |
| 133 | Reserved | 0 | 00 |
| 134 | Reserved | 0 | 00 |
| 135 | Reserved | 0 | 00 |
| 136 | Reserved | 0 | 00 |
| 137 | Reserved | 0 | 00 |
| 138 | Reserved | 0 | 00 |
| 139 | Reserved | 0 | 00 |
| 140 | Reserved | 0 | 00 |
| 141 | Reserved | 0 | 00 |
| 142 | Reserved | 0 | 00 |
| 143 | Reserved | 0 | 00 |
| 144 | Reserved | 0 | 00 |
| 145 | Reserved | 0 | 00 |
| 146 | Reserved | 0 | 00 |
| 147 | Reserved | 0 | 00 |
| 148 | Reserved | 0 | 00 |
| 149 | Reserved | 0 | 00 |
| 150 | Reserved | 0 | 00 |
| 151 | Reserved | 0 | 00 |
| 152 | Reserved | 0 | 00 |
| 153 | Reserved | 0 | 00 |
| 154 | Reserved | 0 | 00 |
| 155 | Reserved | 0 | 00 |
| 156 | Reserved | 0 | 00 |
| 157 | Reserved | 0 | 00 |
| 158 | Reserved | 0 | 00 |
| 159 | Reserved | 0 | 00 |
| 160 | Reserved | 0 | 00 |
| 161 | Reserved | 0 | 00 |
| 162 | Reserved | 0 | 00 |
| 163 | Reserved | 0 | 00 |
| 164 | Reserved | 0 | 00 |
| 165 | Reserved | 0 | 00 |
| 166 | Reserved | 0 | 00 |
| 167 | Reserved | 0 | 00 |
| 168 | Reserved | 0 | 00 |
| 169 | Reserved | 0 | 00 |
| 170 | Reserved | 0 | 00 |
| 171 | Reserved | 0 | 00 |
| 172 | Reserved | 0 | 00 |
| 173 | Reserved | 0 | 00 |
| 174 | Reserved | 0 | 00 |
| 175 | Reserved | 0 | 00 |
| 176 | Reserved | 0 | 00 |
| 177 | Reserved | 0 | 00 |
| 178 | Reserved | 0 | 00 |
| 179 | Reserved | 0 | 00 |
| 180 | Reserved | 0 | 00 |
| 181 | Reserved | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                                                  |     |    |
|-----|--------------------------------------------------|-----|----|
| 182 | Reserved                                         | 0   | 00 |
| 183 | Reserved                                         | 0   | 00 |
| 184 | Reserved                                         | 0   | 00 |
| 185 | Reserved                                         | 0   | 00 |
| 186 | Reserved                                         | 0   | 00 |
| 187 | Reserved                                         | 0   | 00 |
| 188 | Reserved                                         | 0   | 00 |
| 189 | Reserved                                         | 0   | 00 |
| 190 | Reserved                                         | 0   | 00 |
| 191 | Reserved                                         | 0   | 00 |
| 192 | Reserved                                         | 16  | 10 |
| 193 | Reserved                                         | 0   | 00 |
| 194 | SPD Manufacturer ID Code, First Byte             | 0   | 00 |
| 195 | SPD Manufacturer ID Code, Second Byte            | 0   | 00 |
| 196 | SPD Device Type                                  | 128 | 80 |
| 197 | SPD Device Revision Number                       | 32  | 20 |
| 198 | PMIC 0 Manufacturer ID Code, First Byte          | 0   | 00 |
| 199 | PMIC 0 Manufacturer ID Code, Second Byte         | 0   | 00 |
| 200 | PMIC 0 Device Type                               | 130 | 82 |
| 201 | PMIC 0 Revision Number                           | 16  | 10 |
| 202 | PMIC 1 Manufacturer ID Code, First Byte          | 0   | 00 |
| 203 | PMIC 1 Manufacturer ID Code, Second Byte         | 0   | 00 |
| 204 | PMIC 1 Device Type                               | 0   | 00 |
| 205 | PMIC 1 Revision Number                           | 0   | 00 |
| 206 | PMIC 2 Manufacturer ID Code, First Byte          | 0   | 00 |
| 207 | PMIC 2 Manufacturer ID Code, Second Byte         | 0   | 00 |
| 208 | PMIC 2 Device Type                               | 0   | 00 |
| 209 | PMIC 2 Revision Number                           | 0   | 00 |
| 210 | Thermal Sensor Manufacturer ID Code, First Byte  | 0   | 00 |
| 211 | Thermal Sensor Manufacturer ID Code, Second Byte | 0   | 00 |
| 212 | Thermal Sensor Device Type                       | 0   | 00 |
| 213 | Thermal Sensor Revision Number                   | 0   | 00 |
| 214 | Reserved                                         | 0   | 00 |
| 215 | Reserved                                         | 0   | 00 |
| 216 | Reserved                                         | 0   | 00 |
| 217 | Reserved                                         | 0   | 00 |
| 218 | Reserved                                         | 0   | 00 |
| 219 | Reserved                                         | 0   | 00 |
| 220 | Reserved                                         | 0   | 00 |
| 221 | Reserved                                         | 0   | 00 |
| 222 | Reserved                                         | 0   | 00 |
| 223 | Reserved                                         | 0   | 00 |
| 224 | Reserved                                         | 0   | 00 |
| 225 | Reserved                                         | 0   | 00 |
| 226 | Reserved                                         | 0   | 00 |
| 227 | Reserved                                         | 0   | 00 |
| 228 | Reserved                                         | 0   | 00 |
| 229 | Reserved                                         | 0   | 00 |
| 230 | Module Nominal Height                            | 30  | 1E |
| 231 | Module Maximum Thickness                         | 51  | 33 |
| 232 | Reference Raw Card Used                          | 0   | 00 |
| 233 | DIMM Attributes                                  | 133 | 85 |
| 234 | Module Organization                              | 0   | 00 |
| 235 | Memory Channel Bus Width                         | 34  | 22 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 236 | Reserved | 0 | 00 |
| 237 | Reserved | 0 | 00 |
| 238 | Reserved | 0 | 00 |
| 239 | Reserved | 0 | 00 |
| 240 | Reserved | 0 | 00 |
| 241 | Reserved | 0 | 00 |
| 242 | Reserved | 0 | 00 |
| 243 | Reserved | 0 | 00 |
| 244 | Reserved | 0 | 00 |
| 245 | Reserved | 0 | 00 |
| 246 | Reserved | 0 | 00 |
| 247 | Reserved | 0 | 00 |
| 248 | Reserved | 0 | 00 |
| 249 | Reserved | 0 | 00 |
| 250 | Reserved | 0 | 00 |
| 251 | Reserved | 0 | 00 |
| 252 | Reserved | 0 | 00 |
| 253 | Reserved | 0 | 00 |
| 254 | Reserved | 0 | 00 |
| 255 | Reserved | 0 | 00 |
| 256 | Reserved | 0 | 00 |
| 257 | Reserved | 0 | 00 |
| 258 | Reserved | 0 | 00 |
| 259 | Reserved | 0 | 00 |
| 260 | Reserved | 0 | 00 |
| 261 | Reserved | 0 | 00 |
| 262 | Reserved | 0 | 00 |
| 263 | Reserved | 0 | 00 |
| 264 | Reserved | 0 | 00 |
| 265 | Reserved | 0 | 00 |
| 266 | Reserved | 0 | 00 |
| 267 | Reserved | 0 | 00 |
| 268 | Reserved | 0 | 00 |
| 269 | Reserved | 0 | 00 |
| 270 | Reserved | 0 | 00 |
| 271 | Reserved | 0 | 00 |
| 272 | Reserved | 0 | 00 |
| 273 | Reserved | 0 | 00 |
| 274 | Reserved | 0 | 00 |
| 275 | Reserved | 0 | 00 |
| 276 | Reserved | 0 | 00 |
| 277 | Reserved | 0 | 00 |
| 278 | Reserved | 0 | 00 |
| 279 | Reserved | 0 | 00 |
| 280 | Reserved | 0 | 00 |
| 281 | Reserved | 0 | 00 |
| 282 | Reserved | 0 | 00 |
| 283 | Reserved | 0 | 00 |
| 284 | Reserved | 0 | 00 |
| 285 | Reserved | 0 | 00 |
| 286 | Reserved | 0 | 00 |
| 287 | Reserved | 0 | 00 |
| 288 | Reserved | 0 | 00 |
| 289 | Reserved | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 290 | Reserved | 0 | 00 |
| 291 | Reserved | 0 | 00 |
| 292 | Reserved | 0 | 00 |
| 293 | Reserved | 0 | 00 |
| 294 | Reserved | 0 | 00 |
| 295 | Reserved | 0 | 00 |
| 296 | Reserved | 0 | 00 |
| 297 | Reserved | 0 | 00 |
| 298 | Reserved | 0 | 00 |
| 299 | Reserved | 0 | 00 |
| 300 | Reserved | 0 | 00 |
| 301 | Reserved | 0 | 00 |
| 302 | Reserved | 0 | 00 |
| 303 | Reserved | 0 | 00 |
| 304 | Reserved | 0 | 00 |
| 305 | Reserved | 0 | 00 |
| 306 | Reserved | 0 | 00 |
| 307 | Reserved | 0 | 00 |
| 308 | Reserved | 0 | 00 |
| 309 | Reserved | 0 | 00 |
| 310 | Reserved | 0 | 00 |
| 311 | Reserved | 0 | 00 |
| 312 | Reserved | 0 | 00 |
| 313 | Reserved | 0 | 00 |
| 314 | Reserved | 0 | 00 |
| 315 | Reserved | 0 | 00 |
| 316 | Reserved | 0 | 00 |
| 317 | Reserved | 0 | 00 |
| 318 | Reserved | 0 | 00 |
| 319 | Reserved | 0 | 00 |
| 320 | Reserved | 0 | 00 |
| 321 | Reserved | 0 | 00 |
| 322 | Reserved | 0 | 00 |
| 323 | Reserved | 0 | 00 |
| 324 | Reserved | 0 | 00 |
| 325 | Reserved | 0 | 00 |
| 326 | Reserved | 0 | 00 |
| 327 | Reserved | 0 | 00 |
| 328 | Reserved | 0 | 00 |
| 329 | Reserved | 0 | 00 |
| 330 | Reserved | 0 | 00 |
| 331 | Reserved | 0 | 00 |
| 332 | Reserved | 0 | 00 |
| 333 | Reserved | 0 | 00 |
| 334 | Reserved | 0 | 00 |
| 335 | Reserved | 0 | 00 |
| 336 | Reserved | 0 | 00 |
| 337 | Reserved | 0 | 00 |
| 338 | Reserved | 0 | 00 |
| 339 | Reserved | 0 | 00 |
| 340 | Reserved | 0 | 00 |
| 341 | Reserved | 0 | 00 |
| 342 | Reserved | 0 | 00 |
| 343 | Reserved | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 344 | Reserved | 0 | 00 |
| 345 | Reserved | 0 | 00 |
| 346 | Reserved | 0 | 00 |
| 347 | Reserved | 0 | 00 |
| 348 | Reserved | 0 | 00 |
| 349 | Reserved | 0 | 00 |
| 350 | Reserved | 0 | 00 |
| 351 | Reserved | 0 | 00 |
| 352 | Reserved | 0 | 00 |
| 353 | Reserved | 0 | 00 |
| 354 | Reserved | 0 | 00 |
| 355 | Reserved | 0 | 00 |
| 356 | Reserved | 0 | 00 |
| 357 | Reserved | 0 | 00 |
| 358 | Reserved | 0 | 00 |
| 359 | Reserved | 0 | 00 |
| 360 | Reserved | 0 | 00 |
| 361 | Reserved | 0 | 00 |
| 362 | Reserved | 0 | 00 |
| 363 | Reserved | 0 | 00 |
| 364 | Reserved | 0 | 00 |
| 365 | Reserved | 0 | 00 |
| 366 | Reserved | 0 | 00 |
| 367 | Reserved | 0 | 00 |
| 368 | Reserved | 0 | 00 |
| 369 | Reserved | 0 | 00 |
| 370 | Reserved | 0 | 00 |
| 371 | Reserved | 0 | 00 |
| 372 | Reserved | 0 | 00 |
| 373 | Reserved | 0 | 00 |
| 374 | Reserved | 0 | 00 |
| 375 | Reserved | 0 | 00 |
| 376 | Reserved | 0 | 00 |
| 377 | Reserved | 0 | 00 |
| 378 | Reserved | 0 | 00 |
| 379 | Reserved | 0 | 00 |
| 380 | Reserved | 0 | 00 |
| 381 | Reserved | 0 | 00 |
| 382 | Reserved | 0 | 00 |
| 383 | Reserved | 0 | 00 |
| 384 | Reserved | 0 | 00 |
| 385 | Reserved | 0 | 00 |
| 386 | Reserved | 0 | 00 |
| 387 | Reserved | 0 | 00 |
| 388 | Reserved | 0 | 00 |
| 389 | Reserved | 0 | 00 |
| 390 | Reserved | 0 | 00 |
| 391 | Reserved | 0 | 00 |
| 392 | Reserved | 0 | 00 |
| 393 | Reserved | 0 | 00 |
| 394 | Reserved | 0 | 00 |
| 395 | Reserved | 0 | 00 |
| 396 | Reserved | 0 | 00 |
| 397 | Reserved | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 398 | Reserved | 0 | 00 |
| 399 | Reserved | 0 | 00 |
| 400 | Reserved | 0 | 00 |
| 401 | Reserved | 0 | 00 |
| 402 | Reserved | 0 | 00 |
| 403 | Reserved | 0 | 00 |
| 404 | Reserved | 0 | 00 |
| 405 | Reserved | 0 | 00 |
| 406 | Reserved | 0 | 00 |
| 407 | Reserved | 0 | 00 |
| 408 | Reserved | 0 | 00 |
| 409 | Reserved | 0 | 00 |
| 410 | Reserved | 0 | 00 |
| 411 | Reserved | 0 | 00 |
| 412 | Reserved | 0 | 00 |
| 413 | Reserved | 0 | 00 |
| 414 | Reserved | 0 | 00 |
| 415 | Reserved | 0 | 00 |
| 416 | Reserved | 0 | 00 |
| 417 | Reserved | 0 | 00 |
| 418 | Reserved | 0 | 00 |
| 419 | Reserved | 0 | 00 |
| 420 | Reserved | 0 | 00 |
| 421 | Reserved | 0 | 00 |
| 422 | Reserved | 0 | 00 |
| 423 | Reserved | 0 | 00 |
| 424 | Reserved | 0 | 00 |
| 425 | Reserved | 0 | 00 |
| 426 | Reserved | 0 | 00 |
| 427 | Reserved | 0 | 00 |
| 428 | Reserved | 0 | 00 |
| 429 | Reserved | 0 | 00 |
| 430 | Reserved | 0 | 00 |
| 431 | Reserved | 0 | 00 |
| 432 | Reserved | 0 | 00 |
| 433 | Reserved | 0 | 00 |
| 434 | Reserved | 0 | 00 |
| 435 | Reserved | 0 | 00 |
| 436 | Reserved | 0 | 00 |
| 437 | Reserved | 0 | 00 |
| 438 | Reserved | 0 | 00 |
| 439 | Reserved | 0 | 00 |
| 440 | Reserved | 0 | 00 |
| 441 | Reserved | 0 | 00 |
| 442 | Reserved | 0 | 00 |
| 443 | Reserved | 0 | 00 |
| 444 | Reserved | 0 | 00 |
| 445 | Reserved | 0 | 00 |
| 446 | Reserved | 0 | 00 |
| 447 | Reserved | 0 | 00 |
| 448 | Reserved | 0 | 00 |
| 449 | Reserved | 0 | 00 |
| 450 | Reserved | 0 | 00 |
| 451 | Reserved | 0 | 00 |





## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |          |   |    |
|-----|----------|---|----|
| 452 | Reserved | 0 | 00 |
| 453 | Reserved | 0 | 00 |
| 454 | Reserved | 0 | 00 |
| 455 | Reserved | 0 | 00 |
| 456 | Reserved | 0 | 00 |
| 457 | Reserved | 0 | 00 |
| 458 | Reserved | 0 | 00 |
| 459 | Reserved | 0 | 00 |
| 460 | Reserved | 0 | 00 |
| 461 | Reserved | 0 | 00 |
| 462 | Reserved | 0 | 00 |
| 463 | Reserved | 0 | 00 |
| 464 | Reserved | 0 | 00 |
| 465 | Reserved | 0 | 00 |
| 466 | Reserved | 0 | 00 |
| 467 | Reserved | 0 | 00 |
| 468 | Reserved | 0 | 00 |
| 469 | Reserved | 0 | 00 |
| 470 | Reserved | 0 | 00 |
| 471 | Reserved | 0 | 00 |
| 472 | Reserved | 0 | 00 |
| 473 | Reserved | 0 | 00 |
| 474 | Reserved | 0 | 00 |
| 475 | Reserved | 0 | 00 |
| 476 | Reserved | 0 | 00 |
| 477 | Reserved | 0 | 00 |
| 478 | Reserved | 0 | 00 |
| 479 | Reserved | 0 | 00 |
| 480 | Reserved | 0 | 00 |
| 481 | Reserved | 0 | 00 |
| 482 | Reserved | 0 | 00 |
| 483 | Reserved | 0 | 00 |
| 484 | Reserved | 0 | 00 |
| 485 | Reserved | 0 | 00 |
| 486 | Reserved | 0 | 00 |
| 487 | Reserved | 0 | 00 |
| 488 | Reserved | 0 | 00 |
| 489 | Reserved | 0 | 00 |
| 490 | Reserved | 0 | 00 |
| 491 | Reserved | 0 | 00 |
| 492 | Reserved | 0 | 00 |
| 493 | Reserved | 0 | 00 |
| 494 | Reserved | 0 | 00 |
| 495 | Reserved | 0 | 00 |
| 496 | Reserved | 0 | 00 |
| 497 | Reserved | 0 | 00 |
| 498 | Reserved | 0 | 00 |
| 499 | Reserved | 0 | 00 |
| 500 | Reserved | 0 | 00 |
| 501 | Reserved | 0 | 00 |
| 502 | Reserved | 0 | 00 |
| 503 | Reserved | 0 | 00 |
| 504 | Reserved | 0 | 00 |
| 505 | Reserved | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                                             |     |    |
|-----|---------------------------------------------|-----|----|
| 506 | Reserved                                    | 0   | 00 |
| 507 | Reserved                                    | 0   | 00 |
| 508 | Reserved                                    | 0   | 00 |
| 509 | Reserved                                    | 0   | 00 |
| 510 | CRC For Bytes 0~509, Least Significant Byte | 175 | AF |
| 511 | CRC For Bytes 0~509, Most Significant Byte  | 20  | 14 |
| 512 | Module Manufacturer's ID Code, First Byte   | 2   | 02 |
| 513 | Module Manufacturer's ID Code, Second Byte  | 158 | 9E |
| 514 | Module Manufacturing Location               | 0   | 00 |
| 515 | Module Manufacturing Date                   | 0   | 00 |
| 516 | Module Manufacturing Date                   | 0   | 00 |
| 517 | Module Serial Number                        | 0   | 00 |
| 518 | Module Serial Number                        | 0   | 00 |
| 519 | Module Serial Number                        | 0   | 00 |
| 520 | Module Serial Number                        | 0   | 00 |
| 521 | Module Part Number                          | 67  | 43 |
| 522 | Module Part Number                          | 77  | 4D |
| 523 | Module Part Number                          | 72  | 48 |
| 524 | Module Part Number                          | 53  | 35 |
| 525 | Module Part Number                          | 88  | 58 |
| 526 | Module Part Number                          | 49  | 31 |
| 527 | Module Part Number                          | 54  | 36 |
| 528 | Module Part Number                          | 71  | 47 |
| 529 | Module Part Number                          | 49  | 31 |
| 530 | Module Part Number                          | 66  | 42 |
| 531 | Module Part Number                          | 54  | 36 |
| 532 | Module Part Number                          | 48  | 30 |
| 533 | Module Part Number                          | 67  | 43 |
| 534 | Module Part Number                          | 51  | 33 |
| 535 | Module Part Number                          | 54  | 36 |
| 536 | Module Part Number                          | 65  | 41 |
| 537 | Module Part Number                          | 50  | 32 |
| 538 | Module Part Number                          | 0   | 00 |
| 539 | Module Part Number                          | 0   | 00 |
| 540 | Module Part Number                          | 0   | 00 |
| 541 | Module Part Number                          | 0   | 00 |
| 542 | Module Part Number                          | 0   | 00 |
| 543 | Module Part Number                          | 0   | 00 |
| 544 | Module Part Number                          | 0   | 00 |
| 545 | Module Part Number                          | 0   | 00 |
| 546 | Module Part Number                          | 0   | 00 |
| 547 | Module Part Number                          | 0   | 00 |
| 548 | Module Part Number                          | 0   | 00 |
| 549 | Module Part Number                          | 0   | 00 |
| 550 | Module Part Number                          | 0   | 00 |
| 551 | Module Revision Code                        | 0   | 00 |
| 552 | DRAM Manufacturer's ID Code, First Byte     | 0   | 00 |
| 553 | DRAM Manufacturer's ID Code, Second Byte    | 0   | 00 |
| 554 | DRAM Stepping                               | 0   | 00 |
| 555 | Module Manufacturer's Specific Data         | 0   | 00 |
| 556 | Module Manufacturer's Specific Data         | 0   | 00 |

|     |                                     |   |    |
|-----|-------------------------------------|---|----|
| 557 | Module Manufacturer's Specific Data | 0 | 00 |
| 558 | Module Manufacturer's Specific Data | 0 | 00 |
| 559 | Module Manufacturer's Specific Data | 0 | 00 |
| 560 | Module Manufacturer's Specific Data | 0 | 00 |
| 561 | Module Manufacturer's Specific Data | 0 | 00 |
| 562 | Module Manufacturer's Specific Data | 0 | 00 |
| 563 | Module Manufacturer's Specific Data | 0 | 00 |
| 564 | Module Manufacturer's Specific Data | 0 | 00 |
| 565 | Module Manufacturer's Specific Data | 0 | 00 |
| 566 | Module Manufacturer's Specific Data | 0 | 00 |
| 567 | Module Manufacturer's Specific Data | 0 | 00 |
| 568 | Module Manufacturer's Specific Data | 0 | 00 |
| 569 | Module Manufacturer's Specific Data | 0 | 00 |
| 570 | Module Manufacturer's Specific Data | 0 | 00 |
| 571 | Module Manufacturer's Specific Data | 0 | 00 |
| 572 | Module Manufacturer's Specific Data | 0 | 00 |
| 573 | Module Manufacturer's Specific Data | 0 | 00 |
| 574 | Module Manufacturer's Specific Data | 0 | 00 |
| 575 | Module Manufacturer's Specific Data | 0 | 00 |
| 576 | Module Manufacturer's Specific Data | 0 | 00 |
| 577 | Module Manufacturer's Specific Data | 0 | 00 |
| 578 | Module Manufacturer's Specific Data | 0 | 00 |
| 579 | Module Manufacturer's Specific Data | 0 | 00 |
| 580 | Module Manufacturer's Specific Data | 0 | 00 |
| 581 | Module Manufacturer's Specific Data | 0 | 00 |
| 582 | Module Manufacturer's Specific Data | 0 | 00 |
| 583 | Module Manufacturer's Specific Data | 0 | 00 |
| 584 | Module Manufacturer's Specific Data | 0 | 00 |
| 585 | Module Manufacturer's Specific Data | 0 | 00 |
| 586 | Module Manufacturer's Specific Data | 0 | 00 |
| 587 | Module Manufacturer's Specific Data | 0 | 00 |
| 588 | Module Manufacturer's Specific Data | 0 | 00 |
| 589 | Module Manufacturer's Specific Data | 0 | 00 |
| 590 | Module Manufacturer's Specific Data | 0 | 00 |
| 591 | Module Manufacturer's Specific Data | 0 | 00 |
| 592 | Module Manufacturer's Specific Data | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                                     |   |    |
|-----|-------------------------------------|---|----|
| 593 | Module Manufacturer's Specific Data | 0 | 00 |
| 594 | Module Manufacturer's Specific Data | 0 | 00 |
| 595 | Module Manufacturer's Specific Data | 0 | 00 |
| 596 | Module Manufacturer's Specific Data | 0 | 00 |
| 597 | Module Manufacturer's Specific Data | 0 | 00 |
| 598 | Module Manufacturer's Specific Data | 0 | 00 |
| 599 | Module Manufacturer's Specific Data | 0 | 00 |
| 600 | Module Manufacturer's Specific Data | 0 | 00 |
| 601 | Module Manufacturer's Specific Data | 0 | 00 |
| 602 | Module Manufacturer's Specific Data | 0 | 00 |
| 603 | Module Manufacturer's Specific Data | 0 | 00 |
| 604 | Module Manufacturer's Specific Data | 0 | 00 |
| 605 | Module Manufacturer's Specific Data | 0 | 00 |
| 606 | Module Manufacturer's Specific Data | 0 | 00 |
| 607 | Module Manufacturer's Specific Data | 0 | 00 |
| 608 | Module Manufacturer's Specific Data | 0 | 00 |
| 609 | Module Manufacturer's Specific Data | 0 | 00 |
| 610 | Module Manufacturer's Specific Data | 0 | 00 |
| 611 | Module Manufacturer's Specific Data | 0 | 00 |
| 612 | Module Manufacturer's Specific Data | 0 | 00 |
| 613 | Module Manufacturer's Specific Data | 0 | 00 |
| 614 | Module Manufacturer's Specific Data | 0 | 00 |
| 615 | Module Manufacturer's Specific Data | 0 | 00 |
| 616 | Module Manufacturer's Specific Data | 0 | 00 |
| 617 | Module Manufacturer's Specific Data | 0 | 00 |
| 618 | Module Manufacturer's Specific Data | 0 | 00 |
| 619 | Module Manufacturer's Specific Data | 0 | 00 |
| 620 | Module Manufacturer's Specific Data | 0 | 00 |
| 621 | Module Manufacturer's Specific Data | 0 | 00 |
| 622 | Module Manufacturer's Specific Data | 0 | 00 |
| 623 | Module Manufacturer's Specific Data | 0 | 00 |
| 624 | Module Manufacturer's Specific Data | 0 | 00 |
| 625 | Module Manufacturer's Specific Data | 0 | 00 |
| 626 | Module Manufacturer's Specific Data | 0 | 00 |
| 627 | Module Manufacturer's Specific Data | 0 | 00 |
| 628 | Module Manufacturer's Specific Data | 0 | 00 |
| 629 | Module Manufacturer's Specific Data | 0 | 00 |
| 630 | Module Manufacturer's Specific Data | 0 | 00 |
| 631 | Module Manufacturer's Specific Data | 0 | 00 |
| 632 | Module Manufacturer's Specific Data | 0 | 00 |
| 633 | Module Manufacturer's Specific Data | 0 | 00 |
| 634 | Module Manufacturer's Specific Data | 0 | 00 |
| 635 | Module Manufacturer's Specific Data | 0 | 00 |
| 636 | Module Manufacturer's Specific Data | 0 | 00 |
| 637 | Module Manufacturer's Specific Data | 0 | 00 |
| 638 | Reserved                            | 0 | 00 |
| 639 | Reserved                            | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |     |    |
|-----|-----------------------|-----|----|
| 640 | End User Programmable | 12  | 0C |
| 641 | End User Programmable | 74  | 4A |
| 642 | End User Programmable | 48  | 30 |
| 643 | End User Programmable | 1   | 01 |
| 644 | End User Programmable | 0   | 00 |
| 645 | End User Programmable | 0   | 00 |
| 646 | End User Programmable | 0   | 00 |
| 647 | End User Programmable | 1   | 01 |
| 648 | End User Programmable | 0   | 00 |
| 649 | End User Programmable | 18  | 12 |
| 650 | End User Programmable | 0   | 00 |
| 651 | End User Programmable | 0   | 00 |
| 652 | End User Programmable | 0   | 00 |
| 653 | End User Programmable | 0   | 00 |
| 654 | End User Programmable | 80  | 50 |
| 655 | End User Programmable | 114 | 72 |
| 656 | End User Programmable | 111 | 6F |
| 657 | End User Programmable | 102 | 66 |
| 658 | End User Programmable | 105 | 69 |
| 659 | End User Programmable | 108 | 6C |
| 660 | End User Programmable | 101 | 65 |
| 661 | End User Programmable | 32  | 20 |
| 662 | End User Programmable | 49  | 31 |
| 663 | End User Programmable | 0   | 00 |
| 664 | End User Programmable | 0   | 00 |
| 665 | End User Programmable | 0   | 00 |
| 666 | End User Programmable | 0   | 00 |
| 667 | End User Programmable | 0   | 00 |
| 668 | End User Programmable | 0   | 00 |
| 669 | End User Programmable | 0   | 00 |
| 670 | End User Programmable | 0   | 00 |
| 671 | End User Programmable | 0   | 00 |
| 672 | End User Programmable | 0   | 00 |
| 673 | End User Programmable | 0   | 00 |
| 674 | End User Programmable | 0   | 00 |
| 675 | End User Programmable | 0   | 00 |
| 676 | End User Programmable | 0   | 00 |
| 677 | End User Programmable | 0   | 00 |
| 678 | End User Programmable | 0   | 00 |
| 679 | End User Programmable | 0   | 00 |
| 680 | End User Programmable | 0   | 00 |
| 681 | End User Programmable | 0   | 00 |
| 682 | End User Programmable | 0   | 00 |
| 683 | End User Programmable | 0   | 00 |
| 684 | End User Programmable | 0   | 00 |
| 685 | End User Programmable | 0   | 00 |
| 686 | End User Programmable | 0   | 00 |
| 687 | End User Programmable | 0   | 00 |
| 688 | End User Programmable | 0   | 00 |
| 689 | End User Programmable | 0   | 00 |
| 690 | End User Programmable | 0   | 00 |
| 691 | End User Programmable | 0   | 00 |
| 692 | End User Programmable | 0   | 00 |
| 693 | End User Programmable | 0   | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |     |    |
|-----|-----------------------|-----|----|
| 694 | End User Programmable | 0   | 00 |
| 695 | End User Programmable | 0   | 00 |
| 696 | End User Programmable | 0   | 00 |
| 697 | End User Programmable | 0   | 00 |
| 698 | End User Programmable | 0   | 00 |
| 699 | End User Programmable | 0   | 00 |
| 700 | End User Programmable | 0   | 00 |
| 701 | End User Programmable | 0   | 00 |
| 702 | End User Programmable | 99  | 63 |
| 703 | End User Programmable | 41  | 29 |
| 704 | End User Programmable | 48  | 30 |
| 705 | End User Programmable | 39  | 27 |
| 706 | End User Programmable | 39  | 27 |
| 707 | End User Programmable | 0   | 00 |
| 708 | End User Programmable | 36  | 24 |
| 709 | End User Programmable | 77  | 4D |
| 710 | End User Programmable | 1   | 01 |
| 711 | End User Programmable | 122 | 7A |
| 712 | End User Programmable | 237 | ED |
| 713 | End User Programmable | 2   | 02 |
| 714 | End User Programmable | 0   | 00 |
| 715 | End User Programmable | 0   | 00 |
| 716 | End User Programmable | 0   | 00 |
| 717 | End User Programmable | 212 | D4 |
| 718 | End User Programmable | 46  | 2E |
| 719 | End User Programmable | 212 | D4 |
| 720 | End User Programmable | 46  | 2E |
| 721 | End User Programmable | 212 | D4 |
| 722 | End User Programmable | 46  | 2E |
| 723 | End User Programmable | 220 | DC |
| 724 | End User Programmable | 98  | 62 |
| 725 | End User Programmable | 176 | B0 |
| 726 | End User Programmable | 145 | 91 |
| 727 | End User Programmable | 48  | 30 |
| 728 | End User Programmable | 117 | 75 |
| 729 | End User Programmable | 39  | 27 |
| 730 | End User Programmable | 1   | 01 |
| 731 | End User Programmable | 160 | A0 |
| 732 | End User Programmable | 0   | 00 |
| 733 | End User Programmable | 130 | 82 |
| 734 | End User Programmable | 0   | 00 |
| 735 | End User Programmable | 136 | 88 |
| 736 | End User Programmable | 19  | 13 |
| 737 | End User Programmable | 8   | 08 |
| 738 | End User Programmable | 32  | 20 |
| 739 | End User Programmable | 78  | 4E |
| 740 | End User Programmable | 32  | 20 |
| 741 | End User Programmable | 16  | 10 |
| 742 | End User Programmable | 39  | 27 |
| 743 | End User Programmable | 16  | 10 |
| 744 | End User Programmable | 16  | 10 |
| 745 | End User Programmable | 39  | 27 |
| 746 | End User Programmable | 16  | 10 |
| 747 | End User Programmable | 196 | C4 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |     |    |
|-----|-----------------------|-----|----|
| 748 | End User Programmable | 9   | 09 |
| 749 | End User Programmable | 4   | 04 |
| 750 | End User Programmable | 136 | 88 |
| 751 | End User Programmable | 19  | 13 |
| 752 | End User Programmable | 8   | 08 |
| 753 | End User Programmable | 76  | 4C |
| 754 | End User Programmable | 29  | 1D |
| 755 | End User Programmable | 12  | 0C |
| 756 | End User Programmable | 170 | AA |
| 757 | End User Programmable | 41  | 29 |
| 758 | End User Programmable | 32  | 20 |
| 759 | End User Programmable | 0   | 00 |
| 760 | End User Programmable | 0   | 00 |
| 761 | End User Programmable | 0   | 00 |
| 762 | End User Programmable | 0   | 00 |
| 763 | End User Programmable | 3   | 03 |
| 764 | End User Programmable | 16  | 10 |
| 765 | End User Programmable | 0   | 00 |
| 766 | End User Programmable | 194 | C2 |
| 767 | End User Programmable | 169 | A9 |
| 768 | End User Programmable | 0   | 00 |
| 769 | End User Programmable | 0   | 00 |
| 770 | End User Programmable | 0   | 00 |
| 771 | End User Programmable | 0   | 00 |
| 772 | End User Programmable | 0   | 00 |
| 773 | End User Programmable | 0   | 00 |
| 774 | End User Programmable | 0   | 00 |
| 775 | End User Programmable | 0   | 00 |
| 776 | End User Programmable | 0   | 00 |
| 777 | End User Programmable | 0   | 00 |
| 778 | End User Programmable | 0   | 00 |
| 779 | End User Programmable | 0   | 00 |
| 780 | End User Programmable | 0   | 00 |
| 781 | End User Programmable | 0   | 00 |
| 782 | End User Programmable | 0   | 00 |
| 783 | End User Programmable | 0   | 00 |
| 784 | End User Programmable | 0   | 00 |
| 785 | End User Programmable | 0   | 00 |
| 786 | End User Programmable | 0   | 00 |
| 787 | End User Programmable | 0   | 00 |
| 788 | End User Programmable | 0   | 00 |
| 789 | End User Programmable | 0   | 00 |
| 790 | End User Programmable | 0   | 00 |
| 791 | End User Programmable | 0   | 00 |
| 792 | End User Programmable | 0   | 00 |
| 793 | End User Programmable | 0   | 00 |
| 794 | End User Programmable | 0   | 00 |
| 795 | End User Programmable | 0   | 00 |
| 796 | End User Programmable | 0   | 00 |
| 797 | End User Programmable | 0   | 00 |
| 798 | End User Programmable | 0   | 00 |
| 799 | End User Programmable | 0   | 00 |
| 800 | End User Programmable | 0   | 00 |
| 801 | End User Programmable | 0   | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |   |    |
|-----|-----------------------|---|----|
| 802 | End User Programmable | 0 | 00 |
| 803 | End User Programmable | 0 | 00 |
| 804 | End User Programmable | 0 | 00 |
| 805 | End User Programmable | 0 | 00 |
| 806 | End User Programmable | 0 | 00 |
| 807 | End User Programmable | 0 | 00 |
| 808 | End User Programmable | 0 | 00 |
| 809 | End User Programmable | 0 | 00 |
| 810 | End User Programmable | 0 | 00 |
| 811 | End User Programmable | 0 | 00 |
| 812 | End User Programmable | 0 | 00 |
| 813 | End User Programmable | 0 | 00 |
| 814 | End User Programmable | 0 | 00 |
| 815 | End User Programmable | 0 | 00 |
| 816 | End User Programmable | 0 | 00 |
| 817 | End User Programmable | 0 | 00 |
| 818 | End User Programmable | 0 | 00 |
| 819 | End User Programmable | 0 | 00 |
| 820 | End User Programmable | 0 | 00 |
| 821 | End User Programmable | 0 | 00 |
| 822 | End User Programmable | 0 | 00 |
| 823 | End User Programmable | 0 | 00 |
| 824 | End User Programmable | 0 | 00 |
| 825 | End User Programmable | 0 | 00 |
| 826 | End User Programmable | 0 | 00 |
| 827 | End User Programmable | 0 | 00 |
| 828 | End User Programmable | 0 | 00 |
| 829 | End User Programmable | 0 | 00 |
| 830 | End User Programmable | 0 | 00 |
| 831 | End User Programmable | 0 | 00 |
| 832 | End User Programmable | 0 | 00 |
| 833 | End User Programmable | 0 | 00 |
| 834 | End User Programmable | 0 | 00 |
| 835 | End User Programmable | 0 | 00 |
| 836 | End User Programmable | 0 | 00 |
| 837 | End User Programmable | 0 | 00 |
| 838 | End User Programmable | 0 | 00 |
| 839 | End User Programmable | 0 | 00 |
| 840 | End User Programmable | 0 | 00 |
| 841 | End User Programmable | 0 | 00 |
| 842 | End User Programmable | 0 | 00 |
| 843 | End User Programmable | 0 | 00 |
| 844 | End User Programmable | 0 | 00 |
| 845 | End User Programmable | 0 | 00 |
| 846 | End User Programmable | 0 | 00 |
| 847 | End User Programmable | 0 | 00 |
| 848 | End User Programmable | 0 | 00 |
| 849 | End User Programmable | 0 | 00 |
| 850 | End User Programmable | 0 | 00 |
| 851 | End User Programmable | 0 | 00 |
| 852 | End User Programmable | 0 | 00 |
| 853 | End User Programmable | 0 | 00 |
| 854 | End User Programmable | 0 | 00 |
| 855 | End User Programmable | 0 | 00 |





## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |   |    |
|-----|-----------------------|---|----|
| 856 | End User Programmable | 0 | 00 |
| 857 | End User Programmable | 0 | 00 |
| 858 | End User Programmable | 0 | 00 |
| 859 | End User Programmable | 0 | 00 |
| 860 | End User Programmable | 0 | 00 |
| 861 | End User Programmable | 0 | 00 |
| 862 | End User Programmable | 0 | 00 |
| 863 | End User Programmable | 0 | 00 |
| 864 | End User Programmable | 0 | 00 |
| 865 | End User Programmable | 0 | 00 |
| 866 | End User Programmable | 0 | 00 |
| 867 | End User Programmable | 0 | 00 |
| 868 | End User Programmable | 0 | 00 |
| 869 | End User Programmable | 0 | 00 |
| 870 | End User Programmable | 0 | 00 |
| 871 | End User Programmable | 0 | 00 |
| 872 | End User Programmable | 0 | 00 |
| 873 | End User Programmable | 0 | 00 |
| 874 | End User Programmable | 0 | 00 |
| 875 | End User Programmable | 0 | 00 |
| 876 | End User Programmable | 0 | 00 |
| 877 | End User Programmable | 0 | 00 |
| 878 | End User Programmable | 0 | 00 |
| 879 | End User Programmable | 0 | 00 |
| 880 | End User Programmable | 0 | 00 |
| 881 | End User Programmable | 0 | 00 |
| 882 | End User Programmable | 0 | 00 |
| 883 | End User Programmable | 0 | 00 |
| 884 | End User Programmable | 0 | 00 |
| 885 | End User Programmable | 0 | 00 |
| 886 | End User Programmable | 0 | 00 |
| 887 | End User Programmable | 0 | 00 |
| 888 | End User Programmable | 0 | 00 |
| 889 | End User Programmable | 0 | 00 |
| 890 | End User Programmable | 0 | 00 |
| 891 | End User Programmable | 0 | 00 |
| 892 | End User Programmable | 0 | 00 |
| 893 | End User Programmable | 0 | 00 |
| 894 | End User Programmable | 0 | 00 |
| 895 | End User Programmable | 0 | 00 |
| 896 | End User Programmable | 0 | 00 |
| 897 | End User Programmable | 0 | 00 |
| 898 | End User Programmable | 0 | 00 |
| 899 | End User Programmable | 0 | 00 |
| 900 | End User Programmable | 0 | 00 |
| 901 | End User Programmable | 0 | 00 |
| 902 | End User Programmable | 0 | 00 |
| 903 | End User Programmable | 0 | 00 |
| 904 | End User Programmable | 0 | 00 |
| 905 | End User Programmable | 0 | 00 |
| 906 | End User Programmable | 0 | 00 |
| 907 | End User Programmable | 0 | 00 |
| 908 | End User Programmable | 0 | 00 |
| 909 | End User Programmable | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|     |                       |   |    |
|-----|-----------------------|---|----|
| 910 | End User Programmable | 0 | 00 |
| 911 | End User Programmable | 0 | 00 |
| 912 | End User Programmable | 0 | 00 |
| 913 | End User Programmable | 0 | 00 |
| 914 | End User Programmable | 0 | 00 |
| 915 | End User Programmable | 0 | 00 |
| 916 | End User Programmable | 0 | 00 |
| 917 | End User Programmable | 0 | 00 |
| 918 | End User Programmable | 0 | 00 |
| 919 | End User Programmable | 0 | 00 |
| 920 | End User Programmable | 0 | 00 |
| 921 | End User Programmable | 0 | 00 |
| 922 | End User Programmable | 0 | 00 |
| 923 | End User Programmable | 0 | 00 |
| 924 | End User Programmable | 0 | 00 |
| 925 | End User Programmable | 0 | 00 |
| 926 | End User Programmable | 0 | 00 |
| 927 | End User Programmable | 0 | 00 |
| 928 | End User Programmable | 0 | 00 |
| 929 | End User Programmable | 0 | 00 |
| 930 | End User Programmable | 0 | 00 |
| 931 | End User Programmable | 0 | 00 |
| 932 | End User Programmable | 0 | 00 |
| 933 | End User Programmable | 0 | 00 |
| 934 | End User Programmable | 0 | 00 |
| 935 | End User Programmable | 0 | 00 |
| 936 | End User Programmable | 0 | 00 |
| 937 | End User Programmable | 0 | 00 |
| 938 | End User Programmable | 0 | 00 |
| 939 | End User Programmable | 0 | 00 |
| 940 | End User Programmable | 0 | 00 |
| 941 | End User Programmable | 0 | 00 |
| 942 | End User Programmable | 0 | 00 |
| 943 | End User Programmable | 0 | 00 |
| 944 | End User Programmable | 0 | 00 |
| 945 | End User Programmable | 0 | 00 |
| 946 | End User Programmable | 0 | 00 |
| 947 | End User Programmable | 0 | 00 |
| 948 | End User Programmable | 0 | 00 |
| 949 | End User Programmable | 0 | 00 |
| 950 | End User Programmable | 0 | 00 |
| 951 | End User Programmable | 0 | 00 |
| 952 | End User Programmable | 0 | 00 |
| 953 | End User Programmable | 0 | 00 |
| 954 | End User Programmable | 0 | 00 |
| 955 | End User Programmable | 0 | 00 |
| 956 | End User Programmable | 0 | 00 |
| 957 | End User Programmable | 0 | 00 |
| 958 | End User Programmable | 0 | 00 |
| 959 | End User Programmable | 0 | 00 |
| 960 | End User Programmable | 0 | 00 |
| 961 | End User Programmable | 0 | 00 |
| 962 | End User Programmable | 0 | 00 |
| 963 | End User Programmable | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|      |                       |   |    |
|------|-----------------------|---|----|
| 964  | End User Programmable | 0 | 00 |
| 965  | End User Programmable | 0 | 00 |
| 966  | End User Programmable | 0 | 00 |
| 967  | End User Programmable | 0 | 00 |
| 968  | End User Programmable | 0 | 00 |
| 969  | End User Programmable | 0 | 00 |
| 970  | End User Programmable | 0 | 00 |
| 971  | End User Programmable | 0 | 00 |
| 972  | End User Programmable | 0 | 00 |
| 973  | End User Programmable | 0 | 00 |
| 974  | End User Programmable | 0 | 00 |
| 975  | End User Programmable | 0 | 00 |
| 976  | End User Programmable | 0 | 00 |
| 977  | End User Programmable | 0 | 00 |
| 978  | End User Programmable | 0 | 00 |
| 979  | End User Programmable | 0 | 00 |
| 980  | End User Programmable | 0 | 00 |
| 981  | End User Programmable | 0 | 00 |
| 982  | End User Programmable | 0 | 00 |
| 983  | End User Programmable | 0 | 00 |
| 984  | End User Programmable | 0 | 00 |
| 985  | End User Programmable | 0 | 00 |
| 986  | End User Programmable | 0 | 00 |
| 987  | End User Programmable | 0 | 00 |
| 988  | End User Programmable | 0 | 00 |
| 989  | End User Programmable | 0 | 00 |
| 990  | End User Programmable | 0 | 00 |
| 991  | End User Programmable | 0 | 00 |
| 992  | End User Programmable | 0 | 00 |
| 993  | End User Programmable | 0 | 00 |
| 994  | End User Programmable | 0 | 00 |
| 995  | End User Programmable | 0 | 00 |
| 996  | End User Programmable | 0 | 00 |
| 997  | End User Programmable | 0 | 00 |
| 998  | End User Programmable | 0 | 00 |
| 999  | End User Programmable | 0 | 00 |
| 1000 | End User Programmable | 0 | 00 |
| 1001 | End User Programmable | 0 | 00 |
| 1002 | End User Programmable | 0 | 00 |
| 1003 | End User Programmable | 0 | 00 |
| 1004 | End User Programmable | 0 | 00 |
| 1005 | End User Programmable | 0 | 00 |
| 1006 | End User Programmable | 0 | 00 |
| 1007 | End User Programmable | 0 | 00 |
| 1008 | End User Programmable | 0 | 00 |
| 1009 | End User Programmable | 0 | 00 |
| 1010 | End User Programmable | 0 | 00 |
| 1011 | End User Programmable | 0 | 00 |
| 1012 | End User Programmable | 0 | 00 |
| 1013 | End User Programmable | 0 | 00 |
| 1014 | End User Programmable | 0 | 00 |
| 1015 | End User Programmable | 0 | 00 |
| 1016 | End User Programmable | 0 | 00 |
| 1017 | End User Programmable | 0 | 00 |



## 16GB 6000MHz CAS36 DDR5 Performance Memory

|      |                       |   |    |
|------|-----------------------|---|----|
| 1018 | End User Programmable | 0 | 00 |
| 1019 | End User Programmable | 0 | 00 |
| 1020 | End User Programmable | 0 | 00 |
| 1021 | End User Programmable | 0 | 00 |
| 1022 | End User Programmable | 0 | 00 |
| 1023 | End User Programmable | 0 | 00 |

© Corsair Memory Incorporated, 2021. Corsair, the Corsair Logo, DOMINATOR, and DHX are trademarks of Corsair Memory Incorporated. All other trademarks are the property of their respective owners. Corsair reserves the right to make changes without notice to any products herein. Corsair makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Corsair assume any liability arising out of the application of any product, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Corsair does not convey any license under its patent rights nor the rights of others. Corsair products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application for which the failure of the Corsair product could create a situation in which personal injury or death may occur.